• with NMCNR, while maintaining a DC gain of 75 dB and fug of 262 MHz. Pole-splitting, to achieve increased stability, is illustrated for both compensation schemes. Simulations illustrate that the RNIC scheme achieves much higher PM and fug for lower values of compensation capacitance compared to NMCNR, despite the growing number of low voltage amplifier stages.
I. INTRODUCTION
Due to the continuous scaling of CMOS technologies and the concomitant reduction of supply voltage, output swing as well as intrinsic transistor gain (g m r o ), analog design has become more and more challenging. Among other analog blocks, the operational amplifier, a fundamental building block of most mixed-signal circuits, needs to address this low-gain, low-voltage domain.
In such a low-voltage environment, cascoding to achieve higher gain is no longer feasible. Hence, cascading multiple stages to achieve high gain emerges as a promising design paradigm. Additional amplifier stages, however, introduce poles and zeros that degrade stability and makes advanced frequency compensation indispensable. Several compensation schemes such as Nested Miller Compensation [1] (NMC), Nested Gm-C Compensation [2] (NGCC), Active Feedback Frequency Compensation [3] (AFFC) and many others have been proposed. A majority of the publications on multistage amplifier compensation schemes targets low-speed, highcapacitive load applications where the GBW is less than 10 MHz. However, detailed comparison of compensation schemes with respect to the amplifier specifications such as phase margin, f ug and DC gain is often not available for highspeed amplifiers in deep submicron CMOS processes.
In this paper, we compare NMCNR [4] and RNIC [5] compensation techniques using the schematic level implementation results for two different multistage amplifiers. The first amplifier is a four-stage pseudo-differential architecture described in Section II, while the second one is a threestage single-ended amplifier discussed in Section IV. The application of the compensation schemes and corresponding results are explored in Section III and Section IV.
II. FOUR-STAGE OTA ARCHITECTURE
The four-stage amplifier is a pseudo-differential design, which eliminates the tail current source in the input differential pair and becomes particularly suited for low-voltage design [6] . The four-stage fully symmetric amplifier with a crosscoupled input stage designed in a 1.2-V, 65-nm CMOS process [7] is shown in Fig. 1 . The amplifier is fully differential (without a tail current source) with common-mode feedforward (CMFF) and common-mode feedback (CMFB), both applied simultaneously for stable output common-mode. The four gain stages of the amplifier are distributed in the form of two separate two-stage OTAs, each of which also detects the input common-mode of the OTA at a node V cm using separate stages. Hence each OTA will act as output commonmode detector of its preceding OTA, and can feed this detected common-mode "back", to apply the CMFB technique. In Fig. 1 , the V cmN ext node (in the second OTA) is fed back to fix the output common-mode of the first OTA using devices M 3a and M 4a . CMFF is applied by controlling the output bias transistor M 3 using the detected common-mode V cm .
The input stage has a positive feedback cross-coupled NMOS load, which is used to attain higher gain than the g m1 /g m2 previously available from the positive feedbackless input stage. This will also increase the node capacitance contributing towards two nearby poles (f p2 , f p3 ) caused by the total parasitic node capacitance. The other two poles include the non-dominant pole -due to the parasitic capacitance at the ouput of the first OTA -and the dominant pole from the output load C L (f p4 , f p1 ). The presence of the four-pole system within this amplifier scheme is further stabilized using two compensation schemes as explained in the following section.
III. STABILIZATION OF THE FOUR-STAGE OTA
The design of the four-stage OTA was primarily targeted for high bandwidth, high gain applications. The design process and analysis indicated the presence of four poles clustered together, causing higher degree of unstability (PM is essentially negative). To stabilize this four pole system, we performed a careful analysis of the equivalent small-signal models, and further applied NMCNR and RNIC schemes.
A. NMCNR stabilization
NMCNR [4] applied to the four-stage OTA is shown in Fig. 2 . Starting with the uncompensated amplifier with four poles, the innermost capacitive loop in Fig. 2 would split the dominant pole f p1 from pole f p2 to bring f p1 lower in frequency and f p2 further higher than f p3 . Closing the next loop (R z2 , C c2 ) splits mostly the pole f p4 from the pole f p2 , pushing the latter much lower in frequency. The final Miller loop (R z1 , C c1 ) involves the input stage of the OTA and the associated parasitic pole (f p3 ) which was unmoved so far, is pushed lower in frequency along with f p1 and f p2 while f p4 is pushed to more than three times the unity-gain frequency (f ug ). The dominant pole, the three non-dominant poles and the f ug before and after NMCNR compensation are given in Table I . It illustrates the effect of adding each Miller feedback loop on the pole locations. Here NMC(1C) describes the case when only the innermost Miller capacitor has been added, while NMCNR (1C1R) indicates a nulling resistor added in series with that capacitor and so on. The reduction in f ug which accompanies each level of nesting in the NMC scheme is evident. The pole locations for the four-stage OTA shown in Fig. 2 is given by the NMCNR (3C3R) case. Thus NMCNR achieves pole-splitting and creates a dominant-pole at a much lower frequency than in the uncompensated case. The NMCNR fourstage OTA achieves DC gain = 75 dB, f ug = 712 MHz, and PM = 59
• . The gain-phase plot is shown in Fig. 3 . 
B. RNIC stabilization
Saxena et al. proposed a compensation technique which utilized split-length transistors to create a low impedance node for connecting the Miller capacitor [8] . The compensation scheme does not require an embedded cascode in the input pair to create a low impedance node. A split channel length achieves the same topology, in which one "half" of the transistor is always in triode region. Therefore, it is also suitable for low-voltage implementation. Indirect feedback through the low impedance node eliminates the RHP zero and improves PM. The block diagram of the four-stage OTA with RNIC is shown in Fig. 4 . The schematic of the four-stage OTA with RNIC technique for stability is shown in Fig. 5 . As shown, the input-differential pair uses split-length transistors, where the top PMOS will be in triode and the bottom PMOS in saturation with V Zp and V Zn being the low-impedance nodes. The compensation capacitances are connected to the lowimpedance nodes in a manner that ensures negative feedback between the OTA stages. In order to determine the pole- splitting achieved by RNIC, a small-signal model of the fourstage OTA equivalent to the transistor schematic shown in Fig. 5 was utilized. Simulations on the small-signal equivalent model illustrates the effect of RNIC as given in Table II . The RNIC compensated four-stage OTA (based on schematic level results) achieves DC gain = 76 dB, f ug = 2 GHz and PM = 84
• . The gain-phase plot is shown in Fig. 3 .
IV. THREE-STAGE OTA The 40-nm CMOS node has transistors with intrinsic gain lower than those of 65-nm process and uses a supply voltage of 1.1 V. Since 40-nm processes are increasingly being adopted for SoC implementations, high-gain amplifiers also become necessary in the analog and mixed-signal blocks. In this work, a three-stage OTA has been designed in a 1.1-V, 40-nm CMOS process. The OTA architecture utilizes differential pairs for the first and second stages followed by a common-source amplifier acting as the third stage [5] . Use of a differential pair as the second-stage simplifies biasing.
A. RNIC stabilization
The schematic of the three-stage OTA with RNIC is shown in Fig. 6 . Split-length differential pair in the first-stage creates the low-impedance nodes (fbl, fbr). A reversed nested compensation topology is employed to avoid the output node being loaded by the two compensation capacitors and help achieve higher f ug . There are two compensation loops, each with a capacitor and series resistor. The transfer function of the threestage OTA has two LHP zeros (f z1 , f z2 ) and five poles f p1 − f p5 [5] . Of these, f p4 , f p5 are caused by the low-impedance nodes and lie at very high frequencies, while f p2 , f p3 can be canceled using the LHP zeros by properly choosing R 1c and R 2c [5] . Thus addition of the series resistors helps to accomplish polezero cancellation and improves the PM. The amplifier can also be stabilized without using the series resistors for pole-zero cancellation. But fixing the location of poles and zeros proves more tedious and the resulting PM might be lower. The threestage OTA achieves DC gain = 80 dB, f ug = 770 MHz and PM = 81
• . The gain-phase plot of the three-stage OTA with RNIC is shown in Fig. 7 .
A small-signal equivalent model was set up to analyse the impact of RNIC on pole-zero locations and the results are provided in Table III . It highlights the pole-splitting and shows how the non-dominant poles f p2 and f p3 are located close to the zeros f z1 and f z2 respectively. Also the pole-zero pairs, f p2 , f z1 and f p3 , f z2 are closely located. Such an arrangement of non-dominant poles and LHP zeros is optimal for a low-power three-stage amplifier [5] .
B. NMCNR stabilization
The three-stage OTA was compensated using NMCNR. Since the feedforward current through the compensation capacitor creates a RHP zero, the PM is degraded. Higher values of compensation capacitance compared to the RNIC case will also be required. The location of poles and zeros before and after NMCNR is shown in Table IV . f z2 is a RHP zero which degrades the phase margin. The gain-phase plot is shown in Fig. 7 . 
V. COMPARISON OF NMCNR AND RNIC
A comparison of both the schemes is summarized in Table V  while Table VI compares this work with recently published high-speed multistage amplifiers. Both table entries refer to the four-stage and three-stage OTAs by I, II respectively whereas NR and RI denote NMCNR and RNIC. The total load capacitances for the two OTAs (OTA-I and OTA-II) were 2 pF and 1 pF respectively. C t and R t are the total compensation capacitance and resistance used in each topology. It is evident from Table V that the RNIC schemes achieves higher f ug as well as PM, while requiring the same (or lower) values of compensation capacitance. Further, Table V also suggests that the RNIC requires lower power compared to NMCNR, for the same target design specifications. From Table VI, it is evident that our designs had to rely on multiple gain stages to target higher gain in modern low voltage process nodes. Despite this we maintain much higher phase margin and offer considerable bandwidth using RNIC techniques. 
